HIDEL: A Language for Hierarchical VLSI Design
نویسندگان
چکیده
منابع مشابه
Interconnection Length Estimation During Hierarchical VLSI Design
A lognormal interconnection length distribution function is derived from a large number of VLSI layouts. The assumption of a Weibull distribution could not be confirmed. Hierarchical slicing trees are derived from structural descriptions of the sample systems by recursive partitioning. Using the earlier proposed area estimation results, a new model for interconnection length estimation based on...
متن کاملA Multi-objective Hierarchical Location-allocation Model for the Healthcare Network Design Considering a Referral System
This paper presents a multi-objective and multi-service location-allocation model with capacity planning to design a healthcare facilities network through considering a referral system. Therefore, a mixed integer nonlinear programming (MINLP) model containing two objective functions is proposed. The first objective function is relates to minimization of total opening cost, minimization of tota...
متن کاملinvestigating the feasibility of a proposed model for geometric design of deployable arch structures
deployable scissor type structures are composed of the so-called scissor-like elements (sles), which are connected to each other at an intermediate point through a pivotal connection and allow them to be folded into a compact bundle for storage or transport. several sles are connected to each other in order to form units with regular polygonal plan views. the sides and radii of the polygons are...
Design and Analysis of a Hierarchical Clock Distribution System for Synchronous Standard Cell/Macrocell VLSI
This paper describes the synebronous clock dktrfbution prob Iem in VLSI and techniques for its solution. In particular, a bierarcbicat design technique for minimizing clock skew within a VLSI circuit and its relative advantages and disadvantages is discussed. In addition, a model for clock distribution networks which considers the effects of dktributed interconnect impedances on clock skew is d...
متن کاملA Multiple-objective based Hierarchical Global Routing Approach for VLSI ASIC Design
A VLSI chip can today contain hundreds of millions transistors and is expected to contain more than 1 billion transistors in the next decade. In order to handle this rapid growth in integration technology, the design procedure is therefore divided into a sequence of design steps. Circuit layout is the design step in which a physical realization of a circuit is obtained from its functional descr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Computer Journal
سال: 1991
ISSN: 0010-4620,1460-2067
DOI: 10.1093/comjnl/34.3.195